|
| |
| |
| Tired of reinventing the wheel? |
| |
| Ever wonder when your design will finally be complete? |
| |
Join
Atrenta and Denali for a special seminar and give yourself a productivity boost with high quality semiconductor IP |
| |
|
Agenda
Lunch
What is IP quality and why it matters
Ways to measure and improve IP quality
IP handoff and acceptance
Ensuring quality in a configurable IP
Ensuring the quality of the connections between IP
|
 |
Date/Place:
Wed, Jan 27, 2010
Time: 12:00p.m.-1:30p.m.
(Registration starts at 11:30a.m.)
Where:
Network Meeting Center at Techmart
5201 Great America Parkway
Santa Clara, California 95054
408.562.6111 |
 |
 |
High quality semiconductor IP
The complexity of system-on-chip (SoC) designs continues to grow exponentially while the time-to-market pressures keep building. As an SoC designer you need to accomplish a lot more in a lot less time. Semiconductor IP can give you that productivity boost – let the IP experts build reusable processors, bus fabrics, memory controllers, interfaces, etc. – and you can focus on meeting your market requirements and product differentiation. It is of the utmost importance that the IP you receive is of measurable quality and can be successfully integrated into your SoC. In this joint seminar by Atrenta and Denali, we will provide a perspective on IP quality from two different points of view – Denali as a provider of commercial IPs, and Atrenta as a provider of EDA tools for measuring and improving IP quality. If you are a consumer or provider of IP, you will not want to miss this session! |
| |
Presenters |
| |
Atrenta – Satish Soman, Chief Solution Architect
Denali – Marc Greenberg, Tech Marketing Director |
| |
 |
| |
| |
|
|
About Atrenta
Atrenta is the leading provider of Early Design Closure® solutions to radically improve design efficiency throughout the IC design flow. Customers benefit from Atrenta tools and methodologies to capture design intent, explore implementation alternatives, validate RTL and optimize designs early, before expensive and time-consuming detailed implementation. With over 150 customers, including the world's top 10 semiconductor companies, Atrenta provides the most comprehensive solution in the industry for Early Design Closure. Atrenta, Right from the Start! www.atrenta.com .
About Denali
Denali Software, Inc., is a world-leading provider of electronic design automation (EDA) tools and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most widely-used solutions for deploying PCI Express , USB , NAND Flash and DDR DRAM subsystems in electronic designs. Developers use Denali's EDA, IP products and services to simplify design, reduce risk, and accelerate time-to-market for their complex SoC designs. |
|
© 2009 Atrenta Inc. All rights reserved. Atrenta, the Atrenta logo, SpyGlass, 1Team and Early Design Closure are registered trademarks of Atrenta Inc. All others are the property of their respective holders.
© 1994 - 2009 Denali Software, Inc.
Denali, the Denali logo, and Denali Software, Blueprint, Databahn, eMemory, MMAV, PureSpec and SystemRDL are trademarks of Denali Software, Inc. All other trademarks are of their respective owners | Privacy Policy
This message was sent by Atrenta Inc., 2077 Gateway Place, Suite 300, San Jose CA 95110 USA.
Mail to unsubscribe@atrenta.com if you prefer not to receive future e-mail from Atrenta Inc. |
|
|
| |
|
|
|
|
|