Early Edition Blog | Japanese |
 
 
   
 
  Home Company News And Events Atrenta News  
 
About Atrenta
News and Events
Atrenta News
Industry News
Events
Newsletter
 
Atrenta Mission and Vision
Management
Board
Investors
Technical Advisory Board
Contact
 
 
Atrenta Donates Low Power Constraint Format to Accellera
Nov 09, 2006
"Low Power Standard Helps Customers Streamline SoC Design Flow "

SAN JOSE , Calif -November 8, 2006- Atrenta, the leading provider of broad-based design analysis solutions based on industry-standard SpyGlass technology, has announced the donation of its SpyGlass Design Constraints (SGDC) for low power design to Accellera's Unified Power Format (UPF) Technical Subcommittee.

Atrenta's constraint format enables IC designers to specify design intent for voltage domains and power isolation domains. The format also supports advanced low power techniques at various phases of the design, including RTL, post-synthesis and post-routing.

Atrenta's SpyGlass-Low Power solution has been widely adopted across state-of-the-art production design flows. Using SpyGlass-Low Power, customers can verify that design implementation is aligned with low power design intent. Atrenta's power estimation technology enables customers to gauge power consumption at RTL to within 20 percent of silicon-measured power. Additional capabilities help customers optimize the design for power efficiency, cutting IC power consumption by up to 40 percent.

"Atrenta's customers will benefit immensely from a low power standard that simplifies low power design," said Dr. Ajoy Bose, chairman, president and CEO of Atrenta Inc. "At the end of the day, standards are all about customer productivity, which is why we are actively participating in all viable standards initiatives."

About Atrenta

Atrenta is the leading provider of broad-based design analysis solutions based on industry standard SpyGlass technology. Atrenta's design analysis tools deliver early design closure by eliminating downstream design problems and iterative discoveries. This transforms design closure from a set of disjoint events late in implementation stage to a continuous process jumpstarted early in RTL design phase. This leads to improved predictability and efficiency in SoC design phases including RTL design, IP reuse, Verification, logical and physical Implementation. Atrenta has over 100 customers including the world's top 10 semiconductor companies. For more information, go to www.atrenta.com.

About Accellera Unified Power Format

The Accellera Unified Power Format (UPF) was formed by active participation from the design community, EDA suppliers and standards bodies. The charter of the UPF Technical Subcommittee is to deliver an industry-wide standard for low power design. Open to everyone without requiring non-disclosure agreements or proprietary licenses, the UPF Technical Subcommittee is inclusive - all parties are invited to participate and donate technology to the standard. The UPF standard is expected to be produced by January 2007. For more information about the Accellera Unified Power Format, go to www.accellera.org

*******************************************************

This press release contains forward-looking statements. Atrenta disclaims any obligation and does not undertake to update or revise the forward-looking statements in this press release."
 

 
Home  |   Solutions Customers  | Partners | Support | Company  | Careers | Contact   © Copyright 2011 Atrenta Inc.  |  Privacy Policy