|
|
|
Newsletter |
Click here to subscribe our monthly newsletter
- Analytics-Dec 2011 - Atrenta Tips and Tricks: Managing IP Quality, SoC Realization: A Viewpoint, A Practical Approach to IP Quality Inspection, Atrenta Showcases Early PPA Analysis Solution at ARM TechCon, Atrenta Events: On-Demand Webinars and Industry News
- Analytics-Aug 2011 (Test Special)- Tips and Tricks: SpyGlass DFT, ITC: Event Information, Fastrack Your SoC Design: An Event Information, DFT Resources: White Papers and Workshops, SpyGlass DFT: News and Articles
- Analytics-June 2011 - A Message from Mike Gianfagna, Atrenta Videoas from DAC, Articles: SoC Design in 5 Years, Panelists Discuss Solutions to SoC IP Integration Challenges, Jim Hogan Details his Views of SoC Opportunities, ST and Media Tek Manage Media SoC Designs, Blogs and Interviews: Tech Talk with Atrenta CEO, EDA or Something Else, SoC Realization: The Killer App and more...
- Analytics-April 2011 (Constraints Special) - Accelerate Timing Closure - Identify Clock to Clock False Paths Up-Front, SDC Equivalence Verification - A Primer, Why Do RTL Designers Need to Care About Timing Constraints?, Can Timing Constraints Disasters be Averted??, Timing Closure in 2011, Reaching the Breaking Point, Constraints/TXV Debug Tips, Free White Paper: Approach and Techniques for Preserving the Intent of Timing Constraints Throughout the Design Flow, Hands-On Workshop: Constraints Analysis
and more...
- Analytics-January 2011 (IP Focus) - Atrenta CTO Dr. Bernard Murphy to Speak at DesignCon 2011, Atrenta to Participate in SemiWiki.com Cloud Based Social Media Platform, Atrenta Named by EDN in Hot 100 Products of 2010, Soft IP Quality - Who Owns it?, Experts at the Table: IP Integration Hurdles, Supply Chain Adjusts to Design at the System Level, System-Level Technology Conversations Shift to Deployment, The Evolution of Design Methodology, Verifying at the System Level, Will IP Use Increase in Forthcoming SoC Design?, Atrenta Tips and Tricks: IP Focus, Atrenta Video: The Trouble with Semiconductor IP, Atrenta Blog: Getting Some Respect, Atrenta Blog: CES - The Morning After and more...
- Analytics-December 2010 (The CDC Special) - Forget Everything You Knew about CDC Verification,
Getting the Most Out of SpyGlass CDC, Atrenta's SpyGlass®-CDC Solution Reduces Design Risk for Fujitsu Microelectronics Europe, Clock Domain Crossing Verification Signoff in a Multimillion Gate SoC,
Tips & Ticks: SpyGlass®-CDC, Free White Paper: Combining Structural and Functional Verification Techniques to Improve Effective CDC Verification, Workshop on SpyGlass®-CDC and more...
- Analytics-November 2010 (The Power Special) - SpyGlass® for Power Estimation, Power Reduction and Power Verification, Power Analysis of Clock Gating at RTL, Experts At The Table: The Power Problem, Head 2 Head - Take the High Road to Power-Optimized RTL vs Power-Optimization Solution Serves Ubiquitous RTL Designer, SpyGlass Power Tips & Tricks, White Paper: Power Analysis of Clock Gating at RTL, Workshop on SpyGlass®-Power
and more... |
|
