GuideWare™
Atrenta reference methodologies for ready use in the chip development phases of new block design, IP reuse, SoC integration & implementation
Technical Paper(s)
This white paper describes typical issues faced by designers in a typical work-flow for today's SoC designs that includes new block/subsystem RTL development, IP selection and SoC level integration.