Early Edition Blog
|
Japanese
|
SoC Realization
Solutions
Products And Solutions
SpyGlass Family
SpyGlass
SpyGlass CDC
SpyGlass DFT
SpyGlass Power
SpyGlass Constraints
SpyGlass Physical
GenSys Family
GenSys Assembly
GenSys Registers
Early PPA Analysis
The Stakeholders
RTL Engineer
Verification Engineer
Chip Integration Lead
Physical Design Lead
Design Manager
Resources
White Papers
Datasheets
Workshops
Methodology Support
On-Demand Webinars
Customers
Testimonials
Success Stories
Partners
SpyLinks
IP and Services Partners
EDA Partners
SpyLinks News
Industry Affiliations
Support
Register On Support Portal
Login To Support Portal
User Guide
Download Software
Tools Training
Support Policies
Atrenta End Of Life (EOL) Process
Atrenta Legacy Software Release Support Policy
Platform Support
Company
About Atrenta
News and Events
Atrenta News
Industry News
Events
Newsletter
Atrenta Mission and Vision
Management
Board
Investors
Technical Advisory Board
Contact
Careers
USA
Benefits
How to Apply
India
Benefits
How To Apply
France
Sri Lanka
Israel
China
Taiwan
Contact
Home
Solutions
SpyGlass Family
Products And Solutions
SpyGlass Family
SpyGlass
SpyGlass CDC
SpyGlass DFT
SpyGlass Power
SpyGlass Constraints
SpyGlass Physical
GenSys Family
Early PPA Analysis
The Stakeholders
Resources
RTL Verification & Optimization- SpyGlass® Product Family
SpyGlass
- Early design analysis for logic designers.
SpyGlass CDC
- Industry's most comprehensive, practical, and powerful CDC solution.
SpyGlass DFT
- Design for test at RTL.
SpyGlass Power
- Design for low power at RTL.
SpyGlass Constraints
- Specify constraints early, validate continuously & automate handoff.
SpyGlass Physical
- Early Implementation Readiness Analysis for RTL Blocks
Home
|
Solutions
|
Customers
|
Partners
|
Support
|
Company
|
Careers
|
Contact
©
Copyright 2011 Atrenta Inc. |
Privacy Policy