Japanese   
   
Solutions Home > Solutions > SpyGlass Family > SpyGlass-Power White Papers
   Products And Solutions
 SpyGlass Family
SpyGlass
SpyGlass-CDC
SpyGlass-DFT
SpyGlass-Power
SpyGlass-Constraints
SpyGlass-Physical
+ 1Team Family
+ The Stakeholders
+ Resources
 
 
White Papers : SpyGlass-Power
 
How to Achieve Power Estimation, Reduction and Verification in Low Power Design
 
Abstract
 
Power dissipation is a major concern in modern day IC design. For wireless electronic appliances, battery life is one of the major influencers of the purchase decision and can be an effective differentiator. Mobile phones, PDAs, digital cameras and personal MP3 players are increasingly being sold on the long battery lives...
 
Click here to get your copy
 
 
Power Analysis of Clock Gating at RTL
 
Abstract
 
This White Paper discusses a solution for clock gating analysis and implementation at RTL for power reduction. The RTL approach is important because designers usually verify power only at the gate level and any change to the RTL needs many design iterations to reduce power. The RTL solution thus saves weeks of effort by fixing potential power issues up-front.
 
Click here to get your copy
 
 
 
Home Solutions Customers  | Partners  | Support | Company | Careers  | Contact | Sitemap |  Social Media DAC Fan Club  
© Copyright 2010 Atrenta Inc. | Privacy Policy